summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRich Felker <dalias@libc.org>2016-05-17 23:18:29 +0000
committerRich Felker <dalias@libc.org>2016-06-08 21:54:16 +0000
commitb38a325bb18909f3e3f52fa6ef818e8179aededf (patch)
tree9b0fb6f2755b46549e9c70dc98e2e561b07530e6
parentb500f0991847cee6ef93453191784eeb064a9e42 (diff)
downloadlinux-sh-b38a325bb18909f3e3f52fa6ef818e8179aededf.tar.gz
of: add J-Core interrupt controller bindings
Signed-off-by: Rich Felker <dalias@libc.org>
-rw-r--r--Documentation/devicetree/bindings/interrupt-controller/jcore,aic.txt30
1 files changed, 30 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/interrupt-controller/jcore,aic.txt b/Documentation/devicetree/bindings/interrupt-controller/jcore,aic.txt
new file mode 100644
index 000000000000..f52bb823eda7
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/jcore,aic.txt
@@ -0,0 +1,30 @@
+J-Core Advanced Interrupt Controller
+
+Required properties:
+
+- compatible: Should be "jcore,aic1" for the (obsolete) first-generation aic
+ with 8 interrupt lines with programmable priorities, or "jcore,aic2" for
+ the "aic2" core with 64 interrupts.
+
+- reg: Memory region for configuration.
+
+- interrupt-controller: Identifies the node as an interrupt controller
+
+- #interrupt-cells: Specifies the number of cells needed to encode an
+ interrupt source. The value shall be 1.
+
+Optional properties:
+
+- cpu-offset: For SMP, the offset to the per-cpu memory region for
+ configuration, to be scaled by the sequential, zero-based hardware cpu
+ number.
+
+
+Example:
+
+aic: interrupt-controller@200 {
+ compatible = "jcore,aic2";
+ reg = < 0x200 0x10 >;
+ interrupt-controller;
+ #interrupt-cells = <1>;
+};