summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRich Felker <dalias@libc.org>2016-02-15 18:36:33 +0000
committerRich Felker <dalias@libc.org>2016-03-30 00:49:12 +0000
commit4ab843a39d367042cdcf5889927f10c1773d8620 (patch)
treea6062f832630de5f3d6edb21215707fb8ad79f83
parentb19e3133df05143d642d366c6185df7abdcb2d12 (diff)
downloadlinux-sh-4ab843a39d367042cdcf5889927f10c1773d8620.tar.gz
sh: do not perform IPI-based cache flush except on boards that need it
Signed-off-by: Rich Felker <dalias@libc.org>
-rw-r--r--arch/sh/mm/cache.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/sh/mm/cache.c b/arch/sh/mm/cache.c
index bf56432a3a12..8d14af215c90 100644
--- a/arch/sh/mm/cache.c
+++ b/arch/sh/mm/cache.c
@@ -42,6 +42,8 @@ static inline void cacheop_on_each_cpu(void (*func) (void *info), void *info,
{
preempt_disable();
+ /* Needing IPI for cross-core flush is SHX3-specific. */
+#ifdef CONFIG_CPU_SHX3
/*
* It's possible that this gets called early on when IRQs are
* still disabled due to ioremapping by the boot CPU, so don't
@@ -49,6 +51,7 @@ static inline void cacheop_on_each_cpu(void (*func) (void *info), void *info,
*/
if (num_online_cpus() > 1)
smp_call_function(func, info, wait);
+#endif
func(info);