summaryrefslogtreecommitdiff
path: root/arch/sh/boot/dts/j2_mimas_v2.dts
blob: 0d509f9dc9e2d649d2fde91ba7386240adb5d5cc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
/dts-v1/;

/ {
	compatible = "jcore,j2-soc";
	model = "J2 FPGA SoC on Mimas v2 board";

	#address-cells = <1>;
	#size-cells = <1>;

	interrupt-parent = <&aic>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "jcore,j2";
			reg = < 0 >;
			clock-frequency = < 50000000 >;
		};
	};

	memory@10000000 {
		device_type = "memory";
		reg = < 0x10000000 0x4000000 >;
	};

	chosen {
		stdout-path = "/soc@abcd0000/serial@100";
	};

	soc@abcd0000 {
		compatible = "simple-bus";
		ranges = <0 0xabcd0000 0x100000>;

		#address-cells = <1>;
		#size-cells = <1>;

		aic: interrupt-controller {
			compatible = "jcore,aic1";
			reg = < 0x200 0x10 >;
			cpu-offset = < 0x300 >;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		cache-controller {
			compatible = "jcore,cache";
			reg = < 0xc0 4 >;
			cpu-offset = < 4 >;
		};

		timer {
			compatible = "jcore,pit";
			reg = < 0x200 0x30 >;
			cpu-offset = < 0x300 >;
			interrupts = < 0x48 >;
		};

		ethernet {
			compatible = "jcore,emac";
			reg = < 0x10000 0x2000 >;
			//interrupts = < 0x60 >;
			interrupts = < 0x11 >;
		};

		spi {
			compatible = "jcore,spi2";

			#address-cells = <1>;
			#size-cells = <0>;

			spi-max-frequency = <12500000>;

			reg = < 0x40 0x8 >;

			sdcard@1 {
				compatible = "mmc-spi-slot";
				reg = <0>;
				spi-max-frequency = <12500000>;
				voltage-ranges = <3200 3400>;
				mode = <0>;
			};
		};

		serial@100 {
			clock-frequency = <125000000>;
			compatible = "jcore,uartlite", "xlnx,xps-uartlite-1.00.a";
			current-speed = <115200>;
			device_type = "serial";
			//interrupts = < 0x5d >;
			interrupts = < 0x12 >;
			port-number = <0>;
			reg = < 0x100 0x10 >;
		};
	};
};