summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRich Felker <dalias@libc.org>2016-02-15 18:36:33 +0000
committerRich Felker <dalias@libc.org>2016-07-15 03:48:52 +0000
commit9d5743921d9bc813567ff7f95f09169214acd00d (patch)
tree2651de7b06f88678ad215066b4c5f5c6b58af171
parentad17812b19acbb7c3c440e8b191ed4a470793965 (diff)
downloadlinux-sh-9d5743921d9bc813567ff7f95f09169214acd00d.tar.gz
sh: do not perform IPI-based cache flush except on boards that need it
Signed-off-by: Rich Felker <dalias@libc.org>
-rw-r--r--arch/sh/mm/cache.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/sh/mm/cache.c b/arch/sh/mm/cache.c
index 70cc52f2fab8..36554a9ea99b 100644
--- a/arch/sh/mm/cache.c
+++ b/arch/sh/mm/cache.c
@@ -42,6 +42,8 @@ static inline void cacheop_on_each_cpu(void (*func) (void *info), void *info,
{
preempt_disable();
+ /* Needing IPI for cross-core flush is SHX3-specific. */
+#ifdef CONFIG_CPU_SHX3
/*
* It's possible that this gets called early on when IRQs are
* still disabled due to ioremapping by the boot CPU, so don't
@@ -49,6 +51,7 @@ static inline void cacheop_on_each_cpu(void (*func) (void *info), void *info,
*/
if (num_online_cpus() > 1)
smp_call_function(func, info, wait);
+#endif
func(info);